

Abstract of the Disclosure:

The invention relates to a configuration for generating a low-voltage signal proportional to the high voltage present between the source and the drain of a power transistor. For
5 this purpose, a capacitive voltage divider including the source-gate capacitance serving as a low-voltage tap and the source-drain capacitance serving as a high-voltage element is situated in a voltage sense region.

10

MPW/nt